Verilog Case Statement One Hot