Verilog Syntax Error Iverilog Electrical Engineering Stack Exchange